Abstract -A simple scheme for correcting the gain error of multiply-by-two gain amplifiers that are used in pipelined ADC's using analog technique is proposed. This scheme only requires a programmable capacitor array, a comparator, and a small amount of low speed digital circuitry, which can be shared between different pipelined stages. The resultant gain of two can have accuracy better than 15 bits for typical commonmode voltage error and amplifier and comparator offset voltages.
I. INTRODUCTION
High speed and high accuracy analog-to-digital converters (ADC's) are in increasing demand due to emerging telecommunication systems. Pipelined ADC has the advantage of good speed, modest area and attractive power consumption over other ADC's such as successive approximation, sigma delta, flash, and serial converters. However, component mismatches limit the accuracy of pipelined ADC. A single stage in pipelined ADC consists of a comparator, a multipliedby-two gain amplifier (x2), and a digital-to-analog converter (DAC). Gain error and offset in the x2, comparator offset, and errors in the DAC output levels give rise to non-linearity in pipelined ADC. To achieve high accuracy performance, both analog [l 2 31 and digital [4 51 calibration techniques have been reported. Digital correction techniques require extra digital hardware, which dissipates considerable power and inject switching noise into the substrate. Analog calibration approaches such as capacitor mismatch correction approaches require additional clock cycles during normal operations, making the conversion slower.
An analog self-calibrating method for pipelined ADC's is proposed here. Each component in the pipeline ADC that substantially contributes to nonlinearity in the performance of the converter is calibrated individually. These components are the comparator, the x2, and the DAC's. Parameters in these components that are calibrated are the input offset voltages of the comparator and the opamp, the gain af the x2, and the DAC output levels. In this work, focus is given to gain error correction. A calibration scheme 0-7803-5491-5/99/$10.00 0 1999 IEEE 190 that produces a precision gain of two for the x2 is proposed. The scheme requires a programmable capacitor array (PCA) for capacitor trimming, a comparator, and a small amount of digital circuitry, which can be shared by different pipelined stages. Analyses of the proposed scheme will be presented and discussed. Issues such as comparator and amplifier offsets, capacitor mismatches, and common-mode voltage of the reference voltage will be addressed. This scheme can be used to achieve a gain of two with an accuracy of more than 15 bits. The effects of both common mode input voltage and amplifier offset are of second order to the gain accuracy.
GAIN ERROR CORRECTION SCHEME
An implementation of x2 without the switches is shown in Figure 1 . If the differential gain of the opamp is very large, the differential gain of the x2 is only affected by the capacitor matching. A scheme is proposed to correct for the gain of the x2 as follows. Basically, one or more of the capacitors in the x2 are trimmed until a gain of two is achieved. Assume that perfect reference voltages + V R E~ and -VmF (with respect to ground) are available, a gain of two can be detected by inputting a single reference voltage, VREF or -Vm, to the x2. The differential output of the x2, which is equal to 2vEF in the ideal case, is compared to the difference of the reference voltages, which is also 2vmF in the ideal case. However, perfect +Vm and -V, are not usually available. The two actual reference voltages available can be defined as where VcM is the common-mode voltage of the reference voltages. Ideally, VcM = 0. Trimming of the capacitor is performed first with Vm+ as the input voltage to the positive terminal of the x2. The negative terminal of the x2 is grounded. The capacitor is trimmed until the differential output of the x2 reaches ( V~F + -VmF-). The digital code of the PCA after this calibration is stored in a register. The same capacitor is again trimmed with VR~F-as the input voltage and the differential output voltage being compared to (VREF--VEFt). The digital code of the PCA after this calibration is stored in a second register. In the following analysis, it is shown that by averaging the two values of the capacitor that are determined from the two calibrations, a very precise gain can be achieved.
The proposed scheme is shown in Figure 2 and the required clock signals are given in Figure 3 =+(vwp+-vEF-), and vx = 0. When VCM, Vosl, and Vosz are non-zero and Ad # 2 due to component mismatch in the feedback capacitors of the x2, vx becomes non-zero. As mentioned above, the correction for the capacitor mismatches can be accomplished using PCA's. In this paper, the analysis is shown for the case where Cz and C, are assumed to be PCA's, and gain adjustment is achieved by trimming these PCA's. At the beginning of a calibration, the following conditions are imposed: (1) The incrementer is set to zero and (2) the digital code of the PCA is set to zero, which corresponds to the maximum capacitance given by the PCA. Under these conditions, the gain of the x2 is less than two and vx > 0. With vx > 0, the incrementer increments by one level, turning off the corresponding switches in the PCA, trimming the capacitor and therefore, increasing the gain of the x2. Vm+ is again sampled and compared to V~F + -VREF-.. This process is repeated until vx = 0, ideally.
From Equation (9, the close-loop gain of the amplifier after this calibration step, Ad,l, is given by 2v17EF v0S2
The digital correction code for the PCA is stored in register 1 (Reg1 in Figure 1 ). After this, x2 is calibrated again with Vmp being the input voltage. Similarly, the close-loop gain of the amplifier for this calibration, Ad,2, can be obtained and is given by
(7)
From a practical viewpoint, one easy way to average the gains is to average to two digital codes of the PCA obtained from the above two calibration steps. Using this average as the digital code for the PCA, the gain of the amplifier can be expressed as
4--vOs22
It can be observed from the above equation that the effects introduced by VCM, VOS~, VOSZ are of second ordered ones. Assuming a typical value of 0.5% error in VCM, VOs1, and VoS2 with respect to VmF, &,ave is approximately 2f0.0000625 (15 bit accuracy). The challenge in this scheme falls on the design of the PCA, which is discussed below.
A precise expression for the gain in terms of the parameters of the operational amplifier is difficult to obtain due to mismatches between all the capacitors. The approximation given in Equation (8) is obtained assuming the amplifier is ideal and the capacitors in the positive and negative feedback path are matched. In this situation, the closed loop gain can be determined using the single-end version of the amplifier shown in Figure 1 and is given by Ad = CI/C~. Replacing Cz by (C2* + C,,)/2, the average gain expression of Equation (8) is obtained, where C~A and CZB are trimmed capacitor after the two calibrations. The validity of the above assumptions made to obtain the average gain expression in Equation (8) for the highresolution end of the performance spectrum deserves attention. A SPICE simulation was undertaken using an inverting configuration with feedback resistors on a fully differential foIded-cascode opamp designed in 1.2 pm CMOS process. With mismatches in all four resistors, the simulation results verify that the average differential gain can be obtained using the average values of the resistors as discussed.
PCA DESIGN
It can be shown that the required adjustment on a capacitor to produce a precision gain of two is dictated by V O S~, VOS~, VCM, and A's (equations are not shown here). For k 1V reference, VCM = -OS%V=F, V0sl = -O.S%VwF, Vos2 = x-OS%Vw and A's = -OS%, the PCA needs to be variable over a range of rt1.5%. It can be estimated from the following equation that 2'l levels in the PCA are required for 15-bit gain accuracy. (9) The left hand side of the equality in Equation (9) represents the error in the output voltage of the amplifier due to capacitor mismatch and this has to be within k 0.5 LSB of the ideal output voltage, 2VREF.
To acquire 211 levels in the PCA, the PCA has to be designed in such a way that introducing a capacitor of reasonable magnitude to the array will result only in a small change in the overall capacitance (i.e., 0.003%).
A design for such a PCA is proposed and shown in Figure 4 . By connecting a relatively much smaller capacitor compared to that of C in series, adding or removing an xjC, yiC or zjC results in only a small change in the overall capacitance. The array is split into three smaller arrays to keep the ratio between the largest capacitor and the smallest capacitor small for better matching. The required range of capacitance is accomplished with the ratio of the largest capacitor to the smallest capacitor being 16.
IV. CONCLUSIONS
A scheme for correcting the gain error in switched capacitor x2 has been proposed. Effects introduced by amplifier offset, comparator offset, and common mode voltage of the reference voltage are shown to be of second order to the gain accuracy. The analyses show that using this scheme, a gain of two with accuracy better than 15-bit level is achievable with amplifier and comparator offsets of 5mV, 0.5% capacitor mismatch, 0.5% error in the common-mode voltage, and a reference voltage of -tl V. It was determined that under these conditions, a PCA having 2'l levels that is capable of varying over a range of 1.5% is required. A structure for such a PCA was also proposed. The ratio of the largest capacitor to the smallest capacitor required for the PCA is approximately 16.
1.

2.
3.
4,
5.
